Regviz

Silicon Labs /EFR32FG23A010F256GM40 /RFECA1_S /STARTTRIGCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STARTTRIGCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1024IM40/RFECA1_NS/STARTTRIGCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TRACESEL 0 (ENABLE)ENABLE 0 (AND)COMBMODE

COMBMODE=AND

Description

No Description

Fields

TRACESEL

Trace Select
ENABLE

Enable
COMBMODE

Combination Mode

0 (AND): undefined

1 (OR): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data